


IN74LVU04**Hex Inverter**

The 74LVU04 is a low-voltage, Si-gate CMOS device and is pin compatible with the 74HCU04.


The 74LVU04 is a general purpose hex inverter. Each of the six inverters is a single stage with unbuffered outputs.

- Wide Operating Voltage: 1.0÷5.5 V
- Optimized for Low Voltage applications: 1.0÷3.6 V
- Accepts TTL input levels between $V_{CC} = 2.7$ V and $V_{CC} = 3.6$ V
- Low Input Current

**ORDERING INFORMATION**

IN74LVU04N	Plastic
IN74LVU04D	SOIC
IZ74LVU04	Chip

$T_A = -40^\circ \div 125^\circ$ C for all packages

LOGIC DIAGRAM

PIN 14 = V_{CC}
PIN 7 = GND

PIN ASSIGNMENT

A1	1 ●	14	V_{CC}
Y1	2	13	A6
A2	3	12	Y6
Y2	4	11	A5
A3	5	10	Y5
Y3	6	9	A4
GND	7	8	Y4

FUNCTION TABLE

Input	Output
A	Y
L	H
H	L



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage (Referenced to GND)	-0.5 ÷ +7.0	V
I _{IK} * ¹	DC input diode current	±20	mA
I _{OK} * ²	DC output diode current	±50	mA
I _O * ³	DC output source or sink current -bus driver outputs	±25	mA
I _{CC}	DC V _{CC} current for types with - bus driver outputs	±50	mA
I _{GND}	DC GND current for types with - bus driver outputs	±50	mA
P _D	Power dissipation per package, plastic DIP+ SOIC package+	750 500	mW
T _{stg}	Storage temperature	-65 ÷ +150	°C
T _L	Lead temperature, 1.5 mm from Case for 10 seconds (Plastic DIP), 0.3 mm (SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SOIC Package: : - 8 mW/°C from 70° to 125°C

*¹: V_I < -0.5V or V_I > V_{CC}+0.5V

*²: V_O < -0.5V or V_O > V_{CC}+0.5V

*³: -0.5V < V_O < V_{CC}+0.5V

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	1.0	5.5	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	+125	°C
t _r , t _f	Input Rise and Fall Time 1.0 V≤V _{CC} <2.0 V 2.0 V≤V _{CC} <2.7 V 2.7 V≤V _{CC} <3.6 V 3.6 V≤V _{CC} ≤5.5 V	0 0 0 0	500 200 100 50	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} , V	Guaranteed Limit						Unit	
				25°C		-40°C ÷ 85°C		-40°C ÷ 125°C			
				min	max	min	max	min	max		
V _{IH}	High-Level Input Voltage		1.2 2.0 2.7 3.0 3.6 4.5 5.5	1.0 1.6 2.4 2.4 2.4 3.6 4.4		1.0 1.6 2.4 2.4 2.4 3.6 4.4		1.0 1.6 2.4 2.4 2.4 3.6 4.4		V	
V _{IL}	Low -Level Input Voltage		1.2 2.0 2.7 3.0 3.6 4.5 5.5	- - - - - - -	0.2 0.4 0.5 0.5 0.5 0.9 1.1	- - - - - - -	0.2 0.4 0.5 0.5 0.5 0.9 1.1	- - - - - - -	0.2 0.4 0.5 0.5 0.5 0.9 1.1	V	
V _{OH}	High-Level Output Voltage	V _I =V _{IH} or V _{IL} I ₀ =-100 μA	1.2 2.0 2.7 3.0 3.6 4.5 5.5	1.05 1.85 2.55 2.85 3.45 4.35 5.35	- - - - - - -	1.0 1.8 2.5 2.8 3.4 4.3 5.3	- - - - - - -	1.0 1.8 2.5 2.8 3.4 4.3 5.3	- - - - - - -	V	
			3.0	2.48	-	2.40	-	2.20	-		
			4.5	3.70	-	3.60	-	3.50	-		
V _{OL}	Low-Level Output Voltage	V _I =V _{IH} or V _{IL} I ₀ =100 μA	1.2 2.0 2.7 3.0 3.6 4.5 5.5	- - - - - - -	0.15 0.15 0.15 0.15 0.15 0.15 0.15	- - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2	- - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2	V	
			3.0	-	0.33	-	0.40	-	0.50		
			4.5	-	0.40	-	0.55	-	0.65		
I _{IL}	Low-Level Input Leakage Current	V _I =0 V	5.5	-	-0.1	-	-1.0	-	-1.0	μA	

DC ELECTRICAL CHARACTERISTICS (continuation)

Symbol	Parameter	Test Conditions	V _{CC} , V	Guaranteed Limit						Unit	
				25°C		-40°C ÷ 85°C		-40°C ÷ 125°C			
				min	max	min	max	min	max		
I _{IH}	High-Level Input Leakage Current	V _I =V _{CC}	5.5	-	0.1	-	1.0	-	1.0		
I _{CC}	Quiescent Supply Current (per Package)	V _I =0 B or V _{CC} I _O =0 μA	5.5	-	4.0	-	20	-	40	μA	
I _{CC1}	Additional Quiescent Supply Current on input	V _I =V _{CC} - 0.6V	2.7 3.6	- -	0.2 0.2	- -	0.5 0.5	- -	0.85 0.85	mA	

AC ELECTRICAL CHARACTERISTICS (C_L=50 pF, t_{LH}=t_{HL} = 2.5 ns, R_L=1 kΩ)

Symbol	Parameter	Test Conditions	V _{CC} , V	Guaranteed Limit						Unit	
				25°C		-40°C ÷ 85°C		-40°C ÷ 125°C			
				min	max	min	max	min	max		
t _{PHL} (t _{PLH})	Propagation Delay, Input A to Output Y (Figure 1)	V _I =0 V or V _I =t _{HL} =2.5 ns C _L = 50 pF R _L = 1 kΩ	1.2 2.0 2.7 3.0 4.5	- - - - -	70 22 16 13 11	- - - - -	80 26 19 15 13	- - - - -	100 31 23 18 16	ns	
C _I	Input Capacitance		5.5	-	7.0	-	-	-	-	pF	
C _{PD}	Power Dissipation Capacitance (Per Inverter)				T _A =25°C, V _I =0V or V _{CC}				36		

Used to determine the no-load dynamic power consumption:

$$P_D = C_{PD}V_{CC}^2f_i + \sum(C_LV_{CC}^2f_o), f_i - \text{input frequency}, f_o - \text{output frequency (MHz)}$$

 $\sum(C_LV_{CC}^2f_o) - \text{sum of the outputs}$





Figure 1. Switching Waveforms





Figure 2. Test circuit

CHIP PAD DIAGRAM IZ74LVU04

Pad size 0.108×0.108 mm (Pad size is given as per metallization layer)
Thickness of chip 0.46 ± 0.02 mm

PAD LOCATION

Pad No	Symbol	X	Y
01	A1	0.130	0.463
02	Y1	0.130	0.230
03	A2	0.381	0.126
04	Y2	0.616	0.126
05	A3	0.881	0.126
06	Y3	1.116	0.126
07	GND	1.115	0.631
08	Y4	1.115	0.846
09	A4	1.115	1.181
10	Y5	0.804	1.194
11	A5	0.569	1.194
12	Y6	0.378	1.194
13	A6	0.143	1.194
14	V _{CC}	0.130	0.813