


IN74LV240**OCTAL BUFFER/LINE DRIVE; 3-STATE**

The IN74LV240 is a low-voltage Si-gate CMOS device and is pin and function compatible with IN74HC/HCT240.


The IN74LV240 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs $\overline{1OE}$ and $\overline{2OE}$. A HIGH on nOE causes the outputs to assume a high impedance OFF-state.

The IN74LV240 is identical to the IN74LV244 but has inverting outputs.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 1.2 to 3.6 V
- Low Input Current: 1.0 μ A, 0.1 μ A at $T = 25^\circ\text{C}$
- Output Current: 8 mA at $V_{CC} = 3.0$ V
- High Noise Immunity Characteristic of CMOS Devices

LOGIC DIAGRAM

PIN 20=V_{CC}
PIN 10=GND

**PIN ASSIGNMENT**

1OE	1	20	V _{CC}
1A ₀	2	19	2OE
2Y ₃	3	18	1Y ₀
1A ₁	4	17	2A ₃
2Y ₂	5	16	1Y ₁
1A ₂	6	15	2A ₂
2Y ₁	7	14	1Y ₂
1A ₃	8	13	2A ₁
2Y ₀	9	12	1Y ₃
GND	10	11	2A ₀

FUNCTION TABLE

Input		Output
\overline{nOE}	nAn	nYn
L	L	H
L	H	L
H	X	Z

H= high level

L = low level

X = don't care

Z = high impedance



INTEGRAL

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	-0.5 to +5.0	V
I _{IK} * ¹	DC Input diode current	±20	mA
I _{OK} * ²	DC Output diode current	±50	mA
I _O * ³	DC Output source or sink current	±35	mA
I _{CC}	DC V _{CC} current	±70	mA
I _{GND}	DC GND current	±70	mA
P _D	Power dissipation per package: * ⁴ Plastic DIP SO	750 500	mW
T _{Stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

*¹ V_I < -0.5 V or V_I > V_{CC} + 0.5 V.

*² V_O < -0.5 V or V_O > V_{CC} + 0.5 V.

*³ -0.5 V < V_O < V_{CC} + 0.5 V.

*⁴ Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SO Package: : - 8 mW/°C from 70° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage	1.2	3.6	V	
V _I	Input Voltage	0	V _{CC}	V	
V _O	Output Voltage	0	V _{CC}	V	
T _A	Operating Temperature, All Package Types	-40	+125	°C	
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 1.2 V V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 3.6 V	0 0 0 0	1000 700 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test conditions	V _{cc} V	Guaranteed Limit						Unit	
				25°C		-40°C to 85°C		125°C			
				min	max	min	max	min	max		
V _{IH}	HIGH level input voltage			1.2 2.0 3.0 3.6	0.9 1.4 2.1 2.5	-	0.9 1.4 2.1 2.5	-	0.9 1.4 2.1 2.5	-	V
V _{IL}	LOW level input voltage			1.2 2.0 3.0 3.6	- - - -	0.3 0.6 0.9 1.1	- - - -	0.3 0.6 0.9 1.1	- - - -	V	
V _{OH}	HIGH level output voltage	V _I = V _{IH} or V _{IL} I _O = -50 μA		1.2 2.0 3.0 3.6	1.1 1.92 2.92 3.52	-	1.0 1.9 2.9 3.5	-	1.0 1.9 2.9 3.5	-	V
		V _I = V _{IH} or V _{IL} I _O = -8 mA		3.0	2.48	-	2.34	-	2.20	-	V
V _{OL}	LOW level output voltage	V _I = V _{IH} or V _{IL} I _O = 50 μA		1.2 2.0 3.0 3.6	- - - -	0.09 0.09 0.09 0.09	- - - -	0.1 0.1 0.1 0.1	- - - -	0.1	V
		V _I = V _{IH} or V _{IL} I _O = 8 mA		3.0	-	0.33	-	0.4	-	0.5	V
I _I	Input current	V _I = V _{CC} or 0 V	*	-	±0.1	-	±1.0	-	±1.0	μA	
I _{OZ}	Three state leakage current	3-state outputs V _I (01,19) = V _{IH} V _O = V _{CC} or 0 V	1.2 *	-	±0.5	-	±5	-	±10	μA	
I _{CC}	Supply current	V _I = V _{CC} or 0 V I _O = 0 μA	*	-	8.0	-	80	-	160	μA	

* V_{CC} = 3.3 ± 0.3 V

AC ELECTRICAL CHARACTERISTICS ($C_L=50 \text{ pF}$, $t_r=t_f=6.0 \text{ ns}$)

Symbol	Parameter	Test conditions	V_{CC} V	Guaranteed Limit						Unit	
				25°C		-40°C to 85°C		125°C			
				min	max	min	max	min	max		
t_{PHL}, t_{PLH}	Propagation delay , 1An to 1Yn, 2An to 2Yn	$V_I = 0 \text{ V or } V_{CC}$ Figure 1 and 3	1.2 2.0 *	- - -	100 24 15	- - -	125 30 19	- - -	150 36 23	ns	
t_{PHZ}, t_{PLZ}	Propagation delay, 1OE to 1Yn, 2OE to 2Yn	$V_I = 0 \text{ V or } V_{CC}$ Figure 2 and 4	1.2 2.0 *	- - -	140 30 20	- - -	175 35 24	- - -	210 41 28	ns	
t_{PZH}, t_{PZL}	Propagation delay, 1OE to 1Yn, 2OE to 2Yn	$V_I = 0 \text{ V or } V_{CC}$ Figure 2 and 4	1.2 2.0 *	- - -	140 32 20	- - -	175 40 25	- - -	210 48 30	ns	
t_{THL}, t_{TLH}	Output Transition Time, Any Output	$V_I = 0 \text{ V or } V_{CC}$ Figure 1 and 3	1.2 2.0 *	- - -	60 16 10	- - -	75 20 13	- - -	90 24 15	ns	
C_I	Input capacitance		3.0	-	7.0	-	7.0	-	7.0	pF	
C_{PD}	Power dissipation capacitance (per one channel)	$V_I = 0 \text{ V or } V_{CC}$		-	50	-	-	-	-	pF	

* $V_{CC} = 3.3 \pm 0.3 \text{ V}$




Figure 1. Switching Waveforms






Figure 2. Switching Waveforms



* Includes all probe and jig capacitance

Figure 3. Test Circuit




* Includes all probe and jig capacitance

Figure 4. Test Circuit



CHIP PAD DIAGRAM



Location of marking (mm): left lower corner $x=1.539$, $y=1.433$.

Chip thickness: 0.46 ± 0.02 mm.

PAD LOCATION

Pad No	Symbol	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	1OE	0.115	0.55	0.108 x 0.108
02	1A ₀	0.1075	0.246	0.108 x 0.108
03	2Y ₃	0.3215	0.131	0.108 x 0.108
04	1A ₁	0.76	0.131	0.108 x 0.108
05	2Y ₂	0.9285	0.131	0.108 x 0.108
06	2A ₂	1.2115	0.131	0.108 x 0.108
07	2Y ₁	1.4615	0.131	0.108 x 0.108
08	2A ₃	1.674	0.131	0.108 x 0.108
09	2Y ₀	1.674	0.43	0.108 x 0.108
10	GND	1.685	0.643	0.108 x 0.108
11	2A ₀	1.674	1.0855	0.108 x 0.108
12	1Y ₃	1.6795	1.266	0.108 x 0.108
13	2A ₁	1.674	1.4345	0.108 x 0.108
14	1Y ₂	1.0525	1.4345	0.108 x 0.108
15	2A ₂	0.7545	1.4345	0.108 x 0.108
16	1Y ₁	0.586	1.4345	0.108 x 0.108
17	2A ₃	0.293	1.4345	0.108 x 0.108
18	1Y ₀	0.112	1.4345	0.108 x 0.108
19	2OE	0.112	1.1385	0.108 x 0.108
20	V _{CC}	0.112	0.949	0.108 x 0.108

Note: Pad location is given as per metallization layer

