


IN74LS07

Hex Non-Inverted Buffers with Open-Collector Outputs

This device contains hex non inverted buffers with open-collector.

- High Output Voltage 30 V
- High Speed $t_{PD} = 12$ ns
- Low Power Dissipation $P_D = 13$ mW per Gate




ORDERING INFORMATION

IN74LS07N	Plastic
IN74LS07D	SOIC


$T_A = 0^\circ$ to 70° C for all packages

LOGIC DIAGRAM



PIN 14 = V_{CC}
PIN 7 = GND

PIN ASSIGNMENT



FUNCTION TABLE

Inputs	Output
A	Y
H	H
L	L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	7.0	V
V _{IN}	Input Voltage	5.5	V
V _{OUT}	Output Voltage	30	V
T _{stg}	Storage Temperature Range	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage	4.75	5.25	V
V _{IH}	High Level Input Voltage	2.0		V
V _{IL}	Low Level Input Voltage		0.8	V
V _{OH}	High Level Output Voltage		30	V
I _{OL}	Low Level Output Current		40	mA
T _A	Ambient Temperature Range	0	+70	°C

DC ELECTRICAL CHARACTERISTICS over full operating conditions

Symbol	Parameter	Test Conditions	Guaranteed Limit		Unit	
			Min	Max		
V _{IK}	Input Clamp Voltage	V _{CC} = 4.75, I _{IN} = -18 mA		-1.5	V	
I _{OH}	High Level Output Current	V _{CC} = 4.75, V _{OH} = 5.25		250	μA	
V _{OL}	Low Level Output Voltage	V _{CC} = 4.75, I _{OL} = 16 mA		0.4	V	
		V _{CC} = 4.75, I _{OL} = 40 mA		0.7		
I _{IH}	High Level Input Current	V _{CC} = 5.25, V _{IN} = 2.7 V		20	μA	
		V _{CC} = 5.25, V _{IN} = 5.5 V		1	mA	
I _{IL}	Low Level Input Current	V _{CC} = 5.25, V _{IN} = 0.4 V		-0.2	mA	
I _{CC}	Supply Current	V _{CC} = 5.25	Total with outputs high		14	mA
			Total with outputs low		45	

AC ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$,
 $R_L = 100\ \Omega$, $t_r = 15\text{ ns}$, $t_f = 6.0\text{ ns}$)

Symbol	Parameter	Min	Max	Unit
t_{PLH}	Propagation Delay, Input A to Output Y		10	ns
t_{PHL}	Propagation Delay, Input A to Output Y		30	ns





Figure 1. Switching Waveforms



NOTE A. C_L includes probe and jig capacitance.

Figure 2. Test Circuit