


**IN74HC573A**

## Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS

The IN74HC573A is identical in pinout to the LS/ALS573. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.


These latches appear transparent to data (i.e., the outputs change asynchronously) when LE is high. When LE goes low, data meeting the setup and hold time becomes latched.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices

**ORDERING INFORMATION**

<b>IN74HC573AN</b>	Plastic DIP
<b>IN74HC573ADW</b>	SOIC
<b>IZ74HC573A</b>	chip

$T_A = -55^\circ$  to  $125^\circ$  C for all packages

**LOGIC DIAGRAM****PIN ASSIGNMENT**

OE	1	20	V <sub>CC</sub>
D0	2	19	Q0
D1	3	18	Q1
D2	4	17	Q2
D3	5	16	Q3
D4	6	15	Q4
D5	7	14	Q5
D6	8	13	Q6
D7	9	12	Q7
GND	10	11	LE

**FUNCTION TABLE**

Inputs			Output
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	no change
H	X	X	Z

H= high level

L = low level

X = don't care

Z = high impedance

**MAXIMUM RATINGS\***

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-1.5 to $V_{CC} + 1.5$	V
$V_{OUT}$	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
$I_{IN}$	DC Input Current, per Pin	$\pm 20$	mA
$I_{OUT}$	DC Output Current, per Pin	$\pm 35$	mA
$I_{CC}$	DC Supply Current, $V_{CC}$ and GND Pins	$\pm 75$	mA
$P_D$	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature, 1.5 mm from Case for 4 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	
$V_{CC}$	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	$V_{CC}$	V	
$T_A$	Operating Temperature, All Package Types	-55	+125	°C	
$t_r, t_f$	Input Rise and Fall Time (Figure 1)	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.



**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>C</sub> c V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> ≥ V <sub>CC</sub> -0.1 V   I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V <sub>IL</sub>	Maximum Low -Level Input Voltage	V <sub>OUT</sub>   ≤ 0.1 V   I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub>   I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V <sub>IN</sub> =V <sub>IH</sub>   I <sub>OUT</sub>   ≤ 6.0 mA   I <sub>OUT</sub>   ≤ 7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> =V <sub>IL</sub>   I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V <sub>IN</sub> =V <sub>IL</sub>   I <sub>OUT</sub>   ≤ 6.0 mA   I <sub>OUT</sub>   ≤ 7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum Three State Leakage Current	Output in High-Impedance State V <sub>IN</sub> =V <sub>IH</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	6.0	±0.5	±5.0	±10	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA	6.0	4.0	40	160	μA

**AC ELECTRICAL CHARACTERISTICS**( $C_L=50\text{pF}$ ,Input  $t_r=t_f=6.0\text{ ns}$ )


Symbol	Parameter	V <sub>CC</sub> V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125°C	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, LE to Q (Figures 2 and 5)	2.0 4.5 6.0	160 32 27	200 40 34	240 48 41	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, OE to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Propagation Delay, OE to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C <sub>IN</sub>	Maximum Input Capacitance	-	10	10	10	pF
C <sub>OUT</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output)	Typical @25°C, V <sub>CC</sub> =5.0 V	pF
	Used to determine the no-load dynamic power consumption: P <sub>D</sub> =C <sub>PD</sub> V <sub>CC</sub> <sup>2</sup> f+I <sub>CC</sub> V <sub>CC</sub>	23	


**TIMING REQUIREMENTS** ( $C_L=50\text{pF}$ ,Input  $t_r=t_f=6.0\text{ ns}$ )

Symbol	Parameter	V <sub>CC</sub> V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125°C	
t <sub>SU</sub>	Minimum Setup Time, Input D to Latch Enable (Figure 4)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t <sub>h</sub>	Minimum Hold Time, Latch Enable to Input D (Figure 4)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t <sub>w</sub>	Minimum Pulse Width, Latch Enable (Figure 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns







**Figure 1. Switching Waveforms**




**Figure 2. Switching Waveforms**



**Figure 3. Switching Waveforms**




**Figure 4. Switching Waveforms**



\* Includes all probe and jig capacitance


**Figure 5. Test Circuit**




\* Includes all probe and jig capacitance

**Figure 6. Test Circuit**

### EXPANDED LOGIC DIAGRAM



## CHIP PAD DIAGRAM



**Location of marking (mm):** left lower corner  $x=0.370$ ,  $y=0.929$ ; right higher corner  $x=0.443$ ,  $y=0.995$ .

**Chip thickness:**  $0.46 \pm 0.02$  mm.

## PAD LOCATION

Pad No	Symbol	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	OE	0.126	0.665	0.12 x 0.12
02	D0	0.126	0.495	0.12 x 0.12
03	D1	0.126	0.185	0.12 x 0.12
04	D2	0.425	0.185	0.12 x 0.12
05	D3	0.71	0.185	0.12 x 0.12
06	D4	1.08	0.185	0.12 x 0.12
07	D5	1.36	0.185	0.12 x 0.12
08	D6	1.68	0.185	0.12 x 0.12
09	D7	1.68	0.425	0.12 x 0.12
10	GND	1.68	0.595	0.12 x 0.2
11	LE	1.68	0.945	0.12 x 0.12
12	Q7	1.68	1.24	0.12 x 0.12
13	Q6	1.45	1.435	0.12 x 0.12
14	Q5	1.22	1.435	0.12 x 0.12
15	Q4	1.04	1.435	0.12 x 0.12
16	Q3	0.83	1.435	0.12 x 0.12
17	Q2	0.64	1.435	0.12 x 0.12
18	Q1	0.44	1.435	0.12 x 0.12
19	Q0	0.126	1.265	0.12 x 0.12
20	V <sub>CC</sub>	0.126	0.855	0.12 x 0.2

Note: Pad location is given as per metallization layer

