


IN74HC253

Dual 4-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS

The IN74HC253 is identical in pinout to the LS/ALS253. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

The Address Inputs select one of four Data Inputs from each multiplexer. Each multiplexer has an active-low Output Enable control and a three-state noninverting output.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices




ORDERING INFORMATION

IN74HC253N Plastic

IN74HC253D SOIC

 $T_A = -55^\circ$ to 125° C for all packages

LOGIC DIAGRAM



PIN 16 = V_{CC}
PIN 8 = GND

PIN ASSIGNMENT

| | | | |
|-----------------|-----|----|-----------------|
| OUTPUT ENABLE a | 1 ● | 16 | V _{CC} |
| A1 | 2 | 15 | OUTPUT ENABLE b |
| D3 _a | 3 | 14 | A0 |
| D2 _a | 4 | 13 | D3 _b |
| D1 _a | 5 | 12 | D2 _b |
| D0 _a | 6 | 11 | D1 _b |
| Y _a | 7 | 10 | D0 _b |
| GND | 8 | 9 | Y _b |

FUNCTION TABLE

| Inputs | | | Output |
|--------|----|----|--------|
| A1 | A0 | OE | Y |
| X | X | H | Z |
| L | L | L | D0 |
| L | H | L | D1 |
| H | L | L | D2 |
| H | H | L | D3 |

D0,D1...D3=the level of the respective Data Input

Z = high impedance

X = don't care

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|-------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage (Referenced to GND) | -1.5 to V _{CC} + 1.5 | V |
| V _{OUT} | DC Output Voltage (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, Plastic DIP + SOIC Package + | 750 500 | mW |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|------------------------------------|--|---|-----------------|--------------------|----|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V | |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V _{CC} | V | |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C | |
| t _r , t _f | Input Rise and Fall Time (Figure 1) | V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | Vcc V | Guaranteed Limit | | | Unit |
|-----------------|--|---|-------------------|----------------------|--------------------|--------------------|------|
| | | | | 25 °C to -55°C | ≤85 °C | ≤125 °C | |
| V _{IH} | Minimum High-Level Input Voltage | V _{OUT} =0.1 V or V _{CC} -0.1 V I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum Low - Level Input Voltage | V _{OUT} =0.1 V or V _{CC} -0.1 V I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} =V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μA |
| I _{OZ} | Maximum Three-State Leakage Current | Output in High-Impedance State V _{IN} =V _{IL} or V _{IH} V _{OUT} =V _{CC} or GND | 6.0 | ±0.5 | ±5.0 | ±10 | μA |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{IN} =V _{CC} or GND I _{OUT} =0 μA | 6.0 | 8.0 | 80 | 160 | μA |

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, Input $t_r=t_f=6.0\text{ ns}$)

| Symbol | Parameter | V _{CC} V | Guaranteed Limit | | | Unit |
|-------------------------------------|---|----------------------|----------------------|-----------------|-----------------|------|
| | | | 25 °C to -55°C | ≤85°C | ≤125°C | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Data to Output Y (Figures 1 and 3) | 2.0 4.5 6.0 | 140 28 24 | 175 35 30 | 210 42 36 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay , Address to Output Y (Figures 1 and 3) | 2.0 4.5 6.0 | 175 35 30 | 220 44 37 | 265 53 45 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay ,Output Enable to Output Y (Figures 2 and 4) | 2.0 4.5 6.0 | 150 30 26 | 190 38 33 | 225 45 38 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay ,Output Enable to Output Y (Figures 2 and 4) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 3) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C _{IN} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |
| C _{OUT} | Maximum Three-State Output Capacitance (Output in High-Impedance State) | - | 15 | 15 | 15 | pF |

| C _{PD} | Power Dissipation Capacitance (Per Multiplexer) Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ | Typical @25°C, V _{CC} =5.0 V | | pF |
|-----------------|--|---------------------------------------|--|----|
| | | 31 | | |




Figure 1. Switching Waveforms






Figure 2. Switching Waveforms



*Includes all probe and jig capacitance.



*Includes all probe and jig capacitance.

Figure 3. Test Circuit

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM

