

**IN74ACT151**


## 8-Input Data Selector/Multiplexer

### High-Speed Silicon-Gate CMOS

The IN74ACT151 is identical in pinout to the LS/ALS151, HC/HCT151. The IN74ACT151 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.


The device selects one of the eight binary Data Inputs, as determined by the Address Inputs. The Strobe pin must be at a low level for the selected data to appear at the outputs. If Strobe is high, the Y output is forced to a low level and the  $\bar{Y}$  output is forced to a high level.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A; 0.1  $\mu$ A @ 25°C
- Outputs Source/Sink 24 mA




**ORDERING INFORMATION**  
 IN74ACT151N Plastic  
 IN74ACT151D SOIC  
 $T_A = -40^\circ$  to  $85^\circ$  C for all packages

### LOGIC DIAGRAM



### PIN ASSIGNMENT



### FUNCTION TABLE

				Inputs		Outputs	
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Strobe	Y	$\bar{Y}$	D <sub>0</sub>	D <sub>1</sub>
X	X	X	H	L	H		
L	L	L	L	D <sub>0</sub>	$\bar{D}_0$		
L	L	H	L	D <sub>1</sub>	$\bar{D}_1$		
L	H	L	L	D <sub>2</sub>	$\bar{D}_2$		
L	H	H	L	D <sub>3</sub>	$\bar{D}_3$		
H	L	L	L	D <sub>4</sub>	$\bar{D}_4$		
H	L	H	L	D <sub>5</sub>	$\bar{D}_5$		
H	H	L	L	D <sub>6</sub>	$\bar{D}_6$		
H	H	H	L	D <sub>7</sub>	$\bar{D}_7$		

D<sub>0</sub>, D<sub>1</sub>...D<sub>7</sub> = the level of the respective D input  
 X = don't care

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP + SOIC Package +	750 500	mW
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V	
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V	
T <sub>J</sub>	Junction Temperature (PDIP)		140	°C	
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C	
I <sub>OH</sub>	Output Current - High		-24	mA	
I <sub>OL</sub>	Output Current - Low		24	mA	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * (except Schmitt Inputs)	V <sub>CC</sub> =4.5 V V <sub>CC</sub> =5.5 V	0 0	10 8.0	ns/V

\* V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)


Symbol	Parameter	Test Conditions	Vcc V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	I <sub>OUT</sub> ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		*V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> =-24 mA I <sub>OH</sub> =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	I <sub>OUT</sub> ≤ 50 μA	4.5 5.5	0.1 0.1	0.1 0.1	V
		*V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> =24 mA I <sub>OL</sub> =24 mA	4.5 5.5	0.36 0.36	0.44 0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μA
ΔI <sub>CCT</sub>	Additional Max. I <sub>cc</sub> /Input	V <sub>IN</sub> =V <sub>CC</sub> - 2.1 V	5.5		1.5	mA
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	8.0	80	μA

\* All outputs loaded; thresholds on input associated with output under test.


+ Maximum test duration 2.0 ms, one output loaded at a time.

**AC ELECTRICAL CHARACTERISTICS**( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ ,Input  $t_r=t_f=3.0\text{ ns}$ )


Symbol	Parameter	Guaranteed Limits				Unit		
		25 °C		-40°C to 85°C				
		Min	Max	Min	Max			
$t_{PLH}$	Propagation Delay, Input A to Output Y (Figure 2)	3.5	15.5	3.0	17.0	ns		
$t_{PHL}$	Propagation Delay, Input A to Output Y (Figure 2)	3.5	15.5	3.0	16.5	ns		
$t_{PLH}$	Propagation Delay, Input A to Output $\bar{Y}$ (Figure 2)	3.5	15.0	3.0	16.5	ns		
$t_{PHL}$	Propagation Delay, Input A to Output $\bar{Y}$ (Figure 2)	4.0	16.5	3.5	18.5	ns		
$t_{PLH}$	Propagation Delay, Strobe to Output Y (Figures 4)	2.5	9.5	2.5	10.0	ns		
$t_{PHL}$	Propagation Delay, Strobe to Output Y (Figures 4)	2.5	9.0	2.5	10.0	ns		
$t_{PLH}$	Propagation Delay, Strobe to Output Y (Figures 5)	2.5	8.5	2.5	9.5	ns		
$t_{PHL}$	Propagation Delay, Strobe to Output $\bar{Y}$ (Figures 5)	3.0	10.0	2.5	10.5	ns		
$t_{PLH}$	Propagation Delay, Input D to Output Y (Figures 1)	3.5	11.5	3.0	12.5	ns		
$t_{PHL}$	Propagation Delay, Input D to Output Y (Figures 1)	3.5	12.0	3.0	13.5	ns		
$t_{PLH}$	Propagation Delay, Input D to Output $\bar{Y}$ (Figures 3)	3.5	12.0	3.0	13.0	ns		
$t_{PHL}$	Propagation Delay, Input D to Output $\bar{Y}$ (Figures 3)	4.0	12.5	3.0	14.0	ns		
$C_{IN}$	Maximum Input Capacitance	4.5		4.5		pF		
$C_{PD}$	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$				pF		
		70						




**Figure 1. Switching Waveforms**




**Figure 2. Switching Waveforms**



**Figure 3. Switching Waveforms**



**Figure 4. Switching Waveforms**



**Figure 5. Switching Waveforms**

### EXPANDED LOGIC DIAGRAM

