

8-BIT SHIFT REGISTER

High-Voltage Silicon-Gate CMOS


The IW4021B is an Edge-Triggered 8-Bit Shift Register (Parallel-to-Serial Converter) with a synchronous Serial Data Input (D_S), a Clock Input (CP), an asynchronous active HIGH Parallel Load Input (PL), eight asynchronous Parallel Data Inputs (P_0 - P_7) and Buffered Parallel Outputs from the last three stages (Q_5 - Q_7).

Information on the Parallel Data Inputs (P_0 - P_7) is asynchronously loaded into the register while the Parallel Load Input (PL) is HIGH, independent of the Clock (CP) and Serial Data (D_S) inputs. Data present in the register is stored on the HIGH-to-LOW transition of the Parallel Load Input (PL).


When the Parallel Load Input is LOW, data on the Serial Data Input (D_S) is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
 1.0 V min @ 5.0 V supply
 2.0 V min @ 10.0 V supply
 2.5 V min @ 15.0 V supply

LOGIC DIAGRAM




PIN 16 = V_{CC}
 PIN 8 = GND



ORDERING INFORMATION

IW4021BN Plastic
 IW4021BDW SOIC
 $T_A = -55^\circ$ to 125° C for all packages

PIN ASSIGNMENT



FUNCTION TABLE

SERIAL OPERATION:

t	CP	D_S	PL	Q_5 $t=n+6$	Q_6 $t=n+7$	Q_7 $t=n+8$
n		0	0	0	0	
n+1		1	0	1	0	
n+2		0	0	0	1	0
n+3		1	0	1	0	1
		X	0	Q_5	Q_6	Q_7

PARALLEL OPERATION:

CP	D_S	PL	P_5	P_6	P_7	Q_5	Q_6	Q_7
X	X	1	D	D	D	D	D	D

X = don't care
 D = 1 or 0

IW4021B

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I_{IN}	DC Input Current, per Pin	± 10	mA
P_D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
P_D	Dissipation per Output Transistor	100	mW
Tstg	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	3.0	18	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_A	Operating Temperature, All Package Types	-55	+125	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

IW4021B

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				≥-55°C	25°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.5 V or V _{CC} - 0.5 V	5.0	3.5	3.5	3.5	V
		V _{OUT} =1.0 V or V _{CC} - 1.0 V	10	7	7	7	
		V _{OUT} =1.5 V or V _{CC} - 1.5 V	15	11	11	11	
V _{IL}	Maximum Low-Level Input Voltage	V _{OUT} =0.5 V or V _{CC} - 0.5 V	5.0	1.5	1.5	1.5	V
		V _{OUT} =1.0 V or V _{CC} - 1.0 V	10	3	3	3	
		V _{OUT} =1.5 V or V _{CC} - 1.5 V	15	4	4	4	
V _{OH}	Minimum High-Level Output Voltage	V _{IN} =GND or V _{CC}	5.0	4.95	4.95	4.95	V
			10	9.95	9.95	9.95	
			15	14.95	14.95	14.95	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} =GND or V _{CC}	5.0	0.05	0.05	0.05	V
			10	0.05	0.05	0.05	
			15	0.05	0.05	0.05	
I _{IN}	Maximum Input Leakage Current	V _{IN} = GND or V _{CC}	18	±0.1	±0.1	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} = GND or V _{CC}	5.0	5.0	5.0	150	μA
			10	10	10	300	
			15	20	20	600	
			20	100	100	3000	
I _{OL}	Minimum Output Low (Sink) Current	V _{IN} = GND or V _{CC}	5.0 10 15	0.64 1.6 4.2	0.51 1.3 3.4	0.36 0.9 2.4	mA
		V _{OL} =0.4 V					
		V _{OL} =0.5 V					
I _{OH}	Minimum Output High (Source) Current	V _{IN} = GND or V _{CC}	5.0 5.0 10 15	-2.0 -0.64 -1.6 -4.2	-1.6 -0.51 -1.3 -3.4	-1.15 -0.36 -0.9 -2.4	mA
		V _{OH} =2.5 V					
		V _{OH} =4.6 V					
		V _{OH} =9.5 V					
V _{OH} =13.5 V							

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, R_L=200 kΩ, Input t_r=t_f=20 ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			≥-55°C	25°C	≤125°C	
f _{max}	Maximum Clock Frequency	5.0 10 15	3.0 6.0 8.5	3.0 6.0 8.5	1.5 3.0 4.25	MHz
t _{PLH} , t _{PHL}	Maximum Propagation Delay, CP to Qn	5.0 10 15	320 160 120	320 160 120	640 320 240	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, PL to Qn	5.0 10 15	320 160 120	320 160 120	640 320 240	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output	5.0 10 15	200 100 80	200 100 80	400 200 160	ns
C _{IN}	Maximum Input Capacitance	5.0		7.5		pF

IW4021B

TIMING REQUIREMENTS ($C_L=50\text{pF}$, $R_L=200\text{ k}\Omega$, Input $t_r=t_f=20\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			≥ -55 $^{\circ}\text{C}$	25°C	≤ 125 $^{\circ}\text{C}$	
t_w	Minimum Pulse Width CP	5.0	160	160	320	ns
		10	80	80	160	
		15	50	50	100	
t_w	Minimum Pulse Width PL	5.0	180	180	360	ns
		10	80	80	160	
		15	50	50	100	
t_{su}	Minimum Setup Time, D_S to CP	5.0	120	120	240	ns
		10	80	80	160	
		15	60	60	120	
t_{su}	Minimum Setup Time, Pn to PL	5.0	50	50	100	ns
		10	30	30	60	
		15	20	20	40	
t_h	Minimum Hold Time, D_S to CP	5.0	0	0	0	ns
		10	0	0	0	
		15	0	0	0	
t_h	Minimum Hold Time, Pn to PL	5.0	0	0	0	ns
		10	0	0	0	
		15	0	0	0	
t_{rec}	Minimum Recovery Time PL	5.0	280	280	560	ns
		10	140	140	240	
		15	100	100	200	
t_r, t_f	Maximum Input Rise or Fall Time	5.0	15	15	15	μs
		10	15	15	15	
		15	15	15	15	

EXPANDED LOGIC DIAGRAM

