

IN74HC151


8-Input Data Selector/Multiplexer

High-Performance Silicon-Gate CMOS



The IN74HC151 is identical in pinout to the LS/ALS151. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

The device selects one of the eight binary Data Inputs, as determined by the Address Inputs. The Strobe pin must be at a low level for the selected data to appear at the outputs. If Strobe is high, the Y output is forced to a low level and the \bar{Y} output is forced to a high level.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices

**ORDERING INFORMATION**

IN74HC151N Plastic
IN74HC151D SOIC
 $T_A = -55^\circ$ to 125° C for all packages

PIN ASSIGNMENT**LOGIC DIAGRAM**

PIN 16 = V_{CC}
PIN 8 = GND

FUNCTION TABLE

| | | | | Inputs | | Outputs | |
|----|----|----|--------|--------|------------|---------|----|
| A2 | A1 | A0 | Strobe | Y | \bar{Y} | D0 | D1 |
| X | X | X | H | L | H | | |
| L | L | L | L | D0 | $\bar{D}0$ | | |
| L | L | H | L | D1 | $\bar{D}1$ | | |
| L | H | L | L | D2 | $\bar{D}2$ | | |
| L | H | H | L | D3 | $\bar{D}3$ | | |
| H | L | L | L | D4 | $\bar{D}4$ | | |
| H | L | H | L | D5 | $\bar{D}5$ | | |
| H | H | L | L | D6 | $\bar{D}6$ | | |
| H | H | H | L | D7 | $\bar{D}7$ | | |

D0,D1...D7=the level of the respective D input
X = don't care

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|-------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage (Referenced to GND) | -1.5 to V _{CC} + 1.5 | V |
| V _{OUT} | DC Output Voltage (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, Plastic DIP + SOIC Package + | 750 500 | mW |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|------------------------------------|--|---|-----------------|--------------------|----|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V | |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V _{CC} | V | |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C | |
| t _r , t _f | Input Rise and Fall Time (Figure 1) | V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | V _{CC} V | Guaranteed Limit | | | Unit |
|-----------------|--|---|----------------------|----------------------|--------------------|--------------------|------|
| | | | | 25 °C to -55°C | ≤85 °C | ≤125 °C | |
| V _{IH} | Minimum High-Level Input Voltage | V _{OUT} =0.1 V or V _{CC} -0.1 V I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum Low - Level Input Voltage | V _{OUT} =0.1 V or V _{CC} -0.1 V I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} =V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μA |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{IN} =V _{CC} or GND I _{OUT} =0μA | 6.0 | 8.0 | 80 | 160 | μA |

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, Input $t_r=t_f=6.0\text{ ns}$)

| Symbol | Parameter | V_{CC} V | Guaranteed Limit | | | Unit |
|--------------------|---|-------------------|---|-------------------------|--------------------------|------|
| | | | 25°C to -55°C | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ | |
| t_{PLH}, t_{PHL} | Maximum Propagation Delay, Input D to Output Y or \bar{Y} (Figures 1,3 and 6) | 2.0 4.5 6.0 | 185 37 31 | 230 46 39 | 280 56 48 | ns |
| t_{PLH}, t_{PHL} | Maximum Propagation Delay , Input A to Output Y or \bar{Y} (Figures 2 and 6) | 2.0 4.5 6.0 | 205 41 35 | 255 51 43 | 310 62 53 | ns |
| t_{PLH}, t_{PHL} | Maximum Propagation Delay , Strobe to Output Y or \bar{Y} (Figures 4,5 and 6) | 2.0 4.5 6.0 | 125 25 21 | 155 31 26 | 190 38 32 | ns |
| t_{TLH}, t_{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 6) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C_{IN} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |

| C_{PD} | Power Dissipation Capacitance (Per Package) Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ | Typical @ $25^\circ\text{C}, V_{CC}=5.0\text{ V}$ | | pF |
|----------|--|---|--|----|
| | | 36 | | |




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms




Figure 4. Switching Waveforms





Figure 5. Switching waveforms



* Includes all probe and jig capacitance.

Figure 6. Test Circuit

EXPANDED LOGIC DIAGRAM

